Search Results - "Viterbi decoder"

Combination of Trellis Coded Modulation with Multi-Sample Signals for Noncoherent Reception

Apalina, Polina V., Sergienko, Alexander B.

2024 26th International Conference on Digital Signal Processing and its Applications (DSPA)

Combined Substitution-Box Based AES Algorithm for Low Power and High Speed Crypto-Coder System

Das, Shishira K, Yamuna, B., Balasubramanian, Karthi

2023 3rd International Conference on Emerging Frontiers in Electrical and Electronic Technologies (ICEFEET)

A Modified Viterbi Decoder Architecture for Hardware Efficiency

Nair, Parvathy, Yamuna, B., Balasubramanian, Karthi

2023 3rd International Conference on Emerging Frontiers in Electrical and Electronic Technologies (ICEFEET)

Named Entity Recognition Method of Legal Instruments Based on Improved Few-Shot Learning

Liu, Q., Wang, J., Fu, J., Liu, J., Chen, B.

FPGA Implementation of CCCDS Standards Based on Satellite Telecommand System

Gaffour, Khadidja, Bentata, Salah Eddine, Benzina, Mohammed Berroua

2023 10th International Conference on Recent Advances in Air and Space Technologies (RAST)

An Efficient Implementation of the Novel Data Encryption Standard (DES) Algorithm with Improved Key Generation Method Compared with Viterbi Decoder

Siddhardha, M, Jagadeesh, P

2023 Eighth International Conference on Science Technology Engineering and Mathematics (ICONSTEM)

Trellis-Coded Modulation-Enabled Probabilistic Shaping With Simplified Viterbi Decoder for Bandwidth-Limited IMDD Systems

Cui, H., Sun, Z., Huang, X., Tang, D., Xie, F., Qiao, Y.

Comparative Analysis of On-Chip FPGA Memory Architectures for Viterbi Decoder Implementation in DVB Systems

Asmaa Mosbeh, Ali Younis, Hassan Mostafa, Khalil Yousef

electronic resource

View item; View item; View item

Mobility Enhancement for IEEE 802.15.4 SUN-OFDM Using Channel Estimation and Viterbi Decoder With Likelihood Ratio Adjustment Methods

Morikawa, Y., Mizutani, K., Harada, H.

Analyze of Single RF Front End Performance on MIMO System using V-BLAST Detection for Convolutional Code Encoder and Viterbi Decoder

Febrianti Irfat, Dwi Evita, Puja Astawa, I Gede, Pratiarso, Aries

2020 International Electronics Symposium (IES)

The “Nontriviality” of the Union Bound for Decoding of Convolutional Codes

Burnashev, M.V.

A Low Power Asynchronous Viterbi Decoder

Tadse, Surekha K., Haridas, S. L.

2019 9th International Conference on Emerging Trends in Engineering and Technology - Signal and Information Processing (ICETET-SIP-19)

Timing Synchronization and Viterbi Decoding for FPGA-based SDR Platforms

Ayarde, Juan Martin, Tamagnone, Gabriel, Corral-Briones, Graciela

2019 XVIII Workshop on Information Processing and Control (RPIC)

An Asynchronous Low Power Viterbi Decoder Implemented With Gate Diffusion Input Technique

Velan, Balamurugan, Marcilin.L, Jegan Antony, Nandhitha, N.M

2019 2nd International Conference on Power and Embedded Drive Control (ICPEDC)

Using Punctured Convolution Coding (PCC) for Error Correction in Chipless RFID Tag Measurement

Khadka, G., Arefin, M.S., Karmakar, N.C.

A novel low complexity, low latency rate 1/2 FEC code

Maan A.S. Al-Adwany, Mohammed H. Al-Jammas, Hind Th. Hamdoon

electronic resource

View item; View item

An Ultra Low Power VLSI Architecture for Viterbi Decoder using Subthreshold Adiabatic Logic

Gladwin, M. Ruban, Kasthuri, N.

2018 International Conference on Intelligent Computing and Communication for Smart World (I2C2SW)

Pruning the algorithm complexity of the Add-Compare Select Unit (ACSU) for the Viterbi Decoder - A Review

Rashid, Ruhaida Abdul, Harun, Harlisya, Mansor, Zuhanis, Shamsudin, Norfadilah, Nor, Sahzilawati Mohamed

2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Application (ICSIMA)

Analysis of the Effects of Single Event Upsets (SEUs) on User Memory in FPGA Implemented Viterbi Decoders

Gao, Zhen, Yan, Lina, Zhu, Jinhua, Han, Ruishi, Reviriego, Pedro

2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)

An FPGA Scalable Parallel Viterbi Decoder

Ben Asher, Yosi, Tartakovsky, Vladislav, Portman, Katrina, Zilberman, Orr, Hadar, Avishi

2018 IEEE 12th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)