Search Results - "Zhao, Tuowen"

  • Showing 1 - 10 results of 10
Refine Results
  1. 1
    SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts

    SambaNova SN40L: Scaling the AI Memory Wall with Dataflow and Composition of Experts

    Prabhakar, Raghu, Sivaramakrishnan, Ram, Gandhi, Darshan, Du, Yun, Wang, Mingran, Song, Xiangyu, Zhang, Kejie, Gao, Tianren, Wang, Angela, Li, Xiaoyan, Sheng, Yongning, Brot, Joshua, Sokolov, Denis, Vivek, Apurv, Leung, Calvin, Sabnis, Arjun, Bai, Jiayu, Zhao, Tuowen, Gottscho, Mark, Jackson, David, Luttrell, Mark, Shah, Manish K., Chen, Zhengyu, Liang, Kaizhao, Jain, Swayambhoo, Thakker, Urmish, Huang, Dawei, Jairath, Sumti, Brown, Kevin J., Olukotun, Kunle

    2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO)

    Save to List
  2. 2
    Maximizing Performance Through Memory Hierarchy-Driven Data Layout Transformations

    Maximizing Performance Through Memory Hierarchy-Driven Data Layout Transformations

    Sepanski, Benjamin, Zhao, Tuowen, Johansen, Hans, Williams, Samuel

    2022 IEEE/ACM Workshop on Memory Centric High Performance Computing (MCHPC)

    Save to List
  3. 3
    Polyhedral Specification and Code Generation of Sparse Tensor Contraction with Co-Iteration

    Polyhedral Specification and Code Generation of Sparse Tensor Contraction with Co-Iteration

    Zhao, Tuowen, Popoola, Tobi, Hall, Mary, Olschanowsky, Catherine, Strout, Michelle Mills

    Linked Full Text
    Save to List
  4. 4
    Exploiting Reuse and Vectorization in Blocked Stencil Computations on CPUs and GPUs

    Exploiting Reuse and Vectorization in Blocked Stencil Computations on CPUs and GPUs

    Zhao, Tuowen, Basu, Protonu, Williams, Samuel, Hall, Mary, Johansen, Hans

    SC19: International Conference for High Performance Computing, Networking, Storage and Analysis

    Save to List
  5. 5
    Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks

    Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks

    Zhao, Tuowen, Williams, Samuel, Hall, Mary, Johansen, Hans

    2018 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC)

    Save to List
  6. 6

    This result is not displayed to guests.

    Linked Full Text
    Save to List
  7. 7

    This result is not displayed to guests.

    View this record from ISI Web of Science
    Linked Full Text
    Save to List
  8. 8

    This result is not displayed to guests.

    Save to List
  9. 9
    Polyhedral Specification and Code Generation of Sparse Tensor Contraction with Co-iteration.

    Polyhedral Specification and Code Generation of Sparse Tensor Contraction with Co-iteration.

    Zhao, Tuowen, Popoola, Tobi, Hall, Mary, Olschanowsky, Catherine, Strout, Michelle

    Save to List
  10. 10
    SIMD code generation for stencils on brick decompositions.

    SIMD code generation for stencils on brick decompositions.

    Zhao, Tuowen, Hall, Mary, Basu, Protonu, Williams, Samuel, Johansen, Hans

    Linked Full Text
    Save to List

Search Tools: